

International Journal of Research Publication and Reviews

Journal homepage: www.ijrpr.com ISSN 2582-7421

H-Bridge Inverter Cascaded with Nested Developed H-Bridge Inverter

Dr.S.Prabakaran^{a*}, Dr.T.Annamalai^b, S.Anitha^c

^{a*}Associate Professor, Department of EEE, SCSVMV University, Enathur, Tamilnadu, India ^{bc}Department of EEE, Sri venkateswara college of engineering, Sriperumbudur,India

ABSTRACT

In this paper, a Nested Developed H-Bridge(NDHB) is cascaded with a conventional H-Bridge (HB) inverter to obtain higher-level output voltage. In comparison with the various existing cascaded multilevel inverter topologies, the proposed inverter is able to generate a high number of output voltage levels by using a lower number of power electronic devices such as power switches, driver circuits, power diodes, and DC voltage sources. In addition, the proposed inverter leads to a reduction in installation space and cost of the inverter. As the number of levels increases, the Total Harmonic Distortion (THD) is reduced. This multilevel inverter simulation is done using MATLAB (R2013a).

Keywords: Keywords: Cascaded Multilevel inverter, Nested Developed H Bridge, THD.

1. Introduction

The DC to AC Multilevel Inverter (MLI) eliminates the need for a step-up transformer and can minimize the harmonics produced by the inverter. A cascaded MLI consists of a series of full H Bridges (HB) with isolated DC sources and power switches, and the AC output voltage of each inverter is connected in series to get a cascaded stepped output voltage with increased levels. The major objective of a cascaded MLI topology is to reduce the output voltage harmonic content, to eliminate the electromagnetic interference (EMI) generation elements like inductor and capacitor. The Cascaded H bridge topology can be suitable to generate higher voltage levels because it requires fewer components compared to the conventional topologies [1,2]. Cascaded HB inverters can increase the number of output voltage levels by increasing the number of H-Bridges used, which increases the number of switching devices used; this makes a multilevel inverter more complicated. Modifications to the H-Bridge inverter topology reduces the number of components. A bi-directional power switch is included in the basic H-Bridge to get two extra voltage levels via a capacitor from a single DC input voltage source, and the final output is a stepped five-level output voltage [3–5]. The developed H Bridge inverter topology developed based on DHB have been discussed with reduced sources and less number of switches compared with symmetrical CHB [6-8]. A new topology developed based on DHB have been discussed with less number of switches being in active 'ON' conduction during all the modes of operation [9-11]. In this paper to double the output voltage levels, the NDHB is cascaded with an HB inverter and reduces the THD.

2. Proposed Technology

The proposed topology is mainly aimed at increasing the number of output voltage levels with reduced THD. The proposed topology produces sixtythree levels at the output with 14 power switches and 5 voltage sources. The proposed topology consists of two units that are cascaded to give sixty-three levels at the output. The two units are a developed H bridge multilevel inverter and a conventional H bridge multilevel inverter. The nested developed H bridge multilevel inverter unit produces 31 levels at the output which when cascaded with a conventional H bridge multilevel inverter produces the desired levels at the output.

The NDHB-MLI unit has 10 power switches and 4 DC Input voltage sources with each leg having one voltage source. If the power switches in the same leg turn ON simultaneously, then the DC voltage sources will be short-circuited. Therefore, simultaneous turn ON of power switches in the same leg should be avoided.

The conventional H bridge multilevel inverter unit has 4 power switches and one voltage source. In this conventional H bridge multilevel inverter also simultaneous turn ON of power switches in the same leg should be avoided.

3. Circuit Diagram

The Fig. 1 shows the proposed NDHB cascaded with an H bridge inverter circuit diagram. In this topology, a DHB consists of two half H bridges($V_{L,1}$, $S_{L,1}$ $S_{L,2}$ and $V_{R,1}$, $S_{R,1}$ $S_{R,2}$). The NDHB has the inner DHB nested within another DHB ($V_{L,2}$, $S_{L,3}$ $S_{L,4}$ and $V_{R,2}$, $S_{R,3}$ $S_{R,4}$). The half-bridge of the left-hand side and the right-hand side is cascaded with two unidirectional power switches (S_a , S_b). Finally, the NDHB is cascaded with a conventional H bridge (V_H , S_{H1} , S_{H2} , S_{H3} , S_{H4}) through the load.



Fig. 1. Proposed Cascaded MLI

To get more number of levels at the output with the reduced number of switches, the magnitude of the DC voltage sources should be different. The magnitudes of the DC voltage sources for the proposed topology is based on the following algorithm,

In this topology, the number of input DC sources ($N_{IN-source}$) needed to produce the output voltage levels, number of output voltage levels of the NDHB ($N_{OP-Level, Nested}$), number of overall output voltage levels ($N_{Overall-op-Level}$) are given from Equation (1) to (8).

Design Equation

$V_{Ll} = 1 V_{dc}$	(1)
$V_{R1}=2V_{dc}$	(2)
$V_{L2}=5V_{dc}$	(3)
$V_{R2}=20V_{dc}$	(4)
$V_{H}=0.5V_{dc}$	(5)
$N_{IN-source} = n + 1$	(6)
$N_{\text{OP-Level_Nested}} = \left[\frac{2[V_{\text{L},n/2} + V_{\text{R},n/2}]}{V_{\text{L},1}} + 1\right]$	(7)

$$N_{\text{Overall -op-Level}} = 2 \left[\frac{2[V_{\text{L},n/2} + V_{\text{R},n/2}]}{V_{\text{L},1}} + 1 \right] + 1$$
(8)

Where,

'n'- Number of DC Sources in the NDHB.

Voltage Levels and its Switching Patterns

The output levels and various switching pattern of the switches used in the topology is given in the following table. In this table '1' indicates the switch is ON and '0' indicates the switch is OFF.

S NO	י ב כ	L C	ר ט	u T	ט א <i>ב</i> י	n ei	o a	U M	\mathbf{s}	$\mathbf{E} \mathbf{N}$	\mathbf{S}^{H2}	\mathbf{S}^{H3}	\mathbf{S} H	≏ N ≂	Vo
1	1	0	1	0	1	0	1	0	1	0	0	1	0	1	$V_{L2}+V_{R2}+V_{H}$
2	1	0	1	0	1	0	1	0	0	1	0	1	0	1	$V_{L2}+V_{R2}$
3	0	1	1	0	1	0	1	0	1	0	0	1	0	1	$V_{L2}+V_{R2}+V_{H}-V_{L1}$
4	0	1	1	0	1	0	1	0	0	1	0	1	0	1	$V_{L2}+V_{R2}-V_{L1}$
5	1	0	1	0	0	1	1	0	1	0	0	1	0	1	$V_{L2}+V_{R2}+V_{H}-V_{R1}$
6	1	0	1	0	0	1	1	0	0	1	0	1	0	1	$V_{L2}+V_{R2}-V_{R1}$
7	0	1	1	0	0	1	1	0	1	0	0	1	0	1	$V_{L2}+V_{R2}+V_{H}-V_{L1}-V_{R1}$
8	0	1	1	0	0	1	1	0	0	1	0	1	0	1	$V_{L2}+V_{R2}-V_{L1}-V_{R1}$
9	1	0	0	1	1	0	1	0	1	0	0	1	0	1	$V_{L1}+V_{R2}+V_{H}$
10	1	0	0	1	1	0	1	0	0	1	0	1	0	1	$V_{L1}+V_{R2}$
11	0	1	0	1	1	0	1	0	1	0	0	1	0	1	$V_{R2}+V_{H}$
12	0	1	0	1	1	0	1	0	0	1	0	1	0	1	V _{R2}
13	1	0	0	1	0	1	1	0	1	0	0	1	0	1	$V_{R2}+V_{H}-V_{L1}$
14	1	0	0	1	0	1	1	0	0	1	0	1	0	1	V_{R2} - V_{L1}
15	0	1	0	1	0	1	1	0	1	0	0	1	0	1	$V_{R2}+V_{H}-V_{R1}$
16	0	1	0	1	0	1	1	0	0	1	0	1	0	1	$V_{R2}-V_{R1}$
17	1	0	1	0	1	0	0	1	1	0	0	1	0	1	$V_{1,2}+V_{R1}+V_{H}$
18	1	0	1	0	1	0	0	1	0	1	0	1	0	1	$V_{L2}+V_{R1}$
19	0	1	1	0	1	0	0	1	1	0	0	1	0	1	$V_{12}+V_{R1}+V_{H}-V_{L1}$
20	0	1	1	0	1	0	0	1	0	1	0	1	0	1	$V_{L2}+V_{R1}-V_{L1}$
21	1	0	1	0	0	1	0	1	1	0	0	1	0	1	V ₁₂ +V _H
22	1	0	1	0	0	1	0	1	0	1	0	1	0	1	V ₁₂
S NO	- S _L ,	\mathbf{S}_{L}	" S ^r ,	S _L ,	- S _R	S _{R,}	S _R ,	S _R	$S_{\rm H}$	$S_{\rm H}^{-1}$	${ m S}_{ m H}^2$	$_{ m H}^{3}$	sa 4	S	Vo
23	0	1	1	0	0	1	0	1	1	0	0	1	0	1	$V_{L2}+V_{H}-V_{L1}$
24	0	1	1	0	0	1	0	1	0	1	0	1	0	1	V_{L2} - V_{L1}
25	1	0	0	1	1	0	0	1	1	0	0	1	0	1	$V_{L1}+V_{R1}+V_{H}$
26	1	0	0	1	1	0	0	1	0	1	0	1	0	1	$V_{Ll}+V_{Rl}$
27	0	1	0	1	1	0	0	1	1	0	0	1	0	1	$V_{R1}+V_{H}$
28	0	1	0	1	1	0	0	1	0	1	0	1	0	1	V _{R1}
29	1	0	0	1	0	1	0	1	1	0	0	1	0	1	$V_{Ll}+V_{H}$
30	1	0	0	1	0	1	0	1	0	1	0	1	0	1	V_{L1}
31	0	1	0	1	0	1	0	1	1	0	0	1	0	1	V _H
22	0	1	0	1	0	1	0	1	0	1	0	1	0	1	
32	1	0	1	0	1	0	1	0	1	0	1	0	1	0	0
33	1	0	1	0	1	0	1	0	0	1	1	0	1	0	-V _H
34	0	1	1	0	1	0	1	0	1	0	1	0	1	0	$-V_{Ll}$
35	0	1	1	0	1	0	1	0	0	1	1	0	1	0	$-(V_{Ll}+V_{H})$
36	1	0	1	0	0	1	1	0	1	0	1	0	1	0	-V _{R1}
37	1	0	1	0	0	1	1	0	0	1	1	0	1	0	$-(V_{R1}+V_H)$
38	0	1	1	0	0	1	1	0	1	0	1	0	1	0	$-(V_{L1}+V_{R1})$
39	0	1	1	0	0	1	1	0	0	1	1	0	1	0	$-(V_{L1}+V_{R1}+V_{H})$
40	1	0	0	1	1	0	1	0	1	0	1	0	1	0	$-(V_{L2}-V_{L1})$
41	1	0	0	1	1	0	1	0	0	1	1	0	1	0	$-(V_{L2}+V_{H}-V_{L1})$
42	0	1	0	1	1	0	1	0	1	0	1	0	1	0	-V ₁₂

Table 1 switching pattern of proposed cascaded Multilevel Inverter

$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$58 0 1 0 1 1 0 0 1 1 0 1 0 1 0 -(V_{L2}+V_{R2}-V_{R1})$
59 0 1 0 1 1 0 0 1 0 1 1
$60 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 -(V_{L2}+V_{R2}-V_{L1})$
$61 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 -(V_{L2}+V_{R2}+V_{H}-V_{L1})$
$62 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 -(V_{L2}+V_{R2})$
63 0 1 0 1 0 1 0 1 0 1 1

4. Simulation Model

Fig. 2 shows the simulation model of the proposed cascaded MLI. The switching pulse has been developed with the help of table 1 with the nearest control algorithm.



Fig.2. Simulation Model of the proposed cascaded MLI

5. Simulation Result

The simulation is done using **MATLAB** version **R2013a**. The switching pattern has been developed with the help of switching table 1. The switching pattern for all the power switches in the NDHB ($S_{L,1}$, $S_{L,2}$, $S_{L,3}$, $S_{L,4}$, $S_{R,2}$, $S_{R,3}$, $S_{R,4}$, S_a , and S_b) hasbeen developed for complete two cycles of reference time given in the Fig. from 3 to 12.



Fig. 7 $S_{R,1}$ switching pattern







Fig. 12 S_b switching pattern

MATLAB Simulation results of the NDHB-MLI and overall cascaded MLI of thirty-one level and sixty-three level cascaded MLI is shown in Fig. 13 and 14 respectively.



Fig. 14 Sixty-three level output Voltage of overall cascaded MLI

The FFT analysis of overall cascaded MLI sixty-three level cascaded MLI is shown in Fig. 15.



6. Conclusion

This paper presented a novel configuration of Single phase MLI, which is based on the cascaded connection of two different topologies. To generate both positive and negative voltage levels at the output, the nearest level control method is proposed to generate all possible combinations of voltage levels at the output. Based on this method, NDHB cascaded with HB, requires a lower number of power electronic switches, driver circuits, DC sources and less number of switches are in active conduction mode irrespective of the number of levels and DC sources in the MLI compared to Modified HB and cascaded HB based MLI. The proposed inverter can also reduce the THD at its output. Finally, the obtained simulation results of sixty-three levels verify the performance of the proposed MLI.

REFERENCES

Lai, J.S.; Peng, F.Z. Multilevel Converters—A New Breed of Power Converters.IEEE Trans. Ind. Appl.1996,32, 509–517.

T. Annamalai, K. Udhayakumar, S. Anitha, D. Pachaikani, P. Sasikumar and M. Mythily, "Energy Efficient Reference Tracking Modified Enhanced H-Bridge Multilevel Inverter," 2019 IEEE 1st International Conference on Energy, Systems and Information Processing (ICESIP), 2019, pp. 1-6, doi: 10.1109/ICESIP46348.2019.8938245.

Rodríguez, J.; Lai, J.S.; Peng, F.Z. Multilevel inverters: A survey of topologies, controls, and applications.IEEE Trans. Ind. Electron.2002,49, 724-738.

R.Govindarajan, Dr.S.Meikandasivam, Dr.D.Vijayakumar, "Energy Management Techniques in Smart Grid", International Journal of Applied Engineering Research, Volume 10, Number 15, pp.35720-35724, 2015.

Park, S.J.; Kang, F.S.; Lee, M.H.; Kim, C.U. A new single-phase five level PWM inverter employing a deadbeatcontrolscheme.IEEE Trans. Power Electron.2003,18, 831–843.

Ceglia, G.; Guzman, V.; Sanchez, C.; Ibanez, F.; Walter, J.; Gimanez, M.I. A new simplified multilevel inverter topology for DC-AC conversion. IEEE Trans. Power Electron.2006,21, 1311–1319.

Selvaraj, J.; Rahim, N.A. Multilevel inverter for grid-connected PV system employing digital PI controller.IEEE Trans. Ind. Electron.2009,56, 149-158.

EbrahimBabaei, SomayehAlilu and Sara Laali "A New General Topology forCascaded Multilevel Inverters With Reduced Number of Components Basedon Developed H-Bridge", IEEE transactions on industrial electronics, vol. 61, no.8, August 2014.

EbrahimBabaei, SomayehAlilu and Sara Laali "A Single-Phase CascadedMultilevel Inverter Based on a New Basic Unit with Reduced Number ofPower Switches", IEEE transactions on industrial electronics, vol. 62, no. 2,February 2015.

EbrahimBabaei, SomayehAlilu and Sara Laali "Optimum Structures ofProposed New Cascaded Multilevel Inverter with Reduced Number ofComponents", IEEE transactions on industrial electronics, vol. 62, no. 11,November 2015.

R.Govindarajan, S.Meikandasivam and D.Vijayakumar "Performance Analysis of Smart Energy Monitoring Systems in Real-time," Engineering, Technology & Applied Science Research, vol. 10, no. 3, pp. 5808–5813, Jun. 2020.

Annamalai, T.; Udhayakumar, K. A new multi-level inverter with reduced number of switches based on modified H-bridge. Int. J. Power Electron. 2019, 10, 49-64.

T. Sunitha, K. Udhayakumar, T. Annamalai and C. Gopinath, "A New 23 Level Cascaded Multi-Level Inverter with Optimum Structure," 2018 4th International Conference on Electrical Energy Systems (ICEES), 2018, pp. 320-327, doi: 10.1109/ICEES.2018.8443220.